Regviz

Espressif Systems /ESP32-P4 /LP_ADC /INT_CLR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_CLR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-P4/LP_ADC/INT_CLR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (COCPU_SARADC1_INT_CLR)COCPU_SARADC1_INT_CLR 0 (COCPU_SARADC2_INT_CLR)COCPU_SARADC2_INT_CLR 0 (COCPU_SARADC1_ERROR_INT_CLR)COCPU_SARADC1_ERROR_INT_CLR 0 (COCPU_SARADC2_ERROR_INT_CLR)COCPU_SARADC2_ERROR_INT_CLR 0 (COCPU_SARADC1_WAKE_INT_CLR)COCPU_SARADC1_WAKE_INT_CLR 0 (COCPU_SARADC2_WAKE_INT_CLR)COCPU_SARADC2_WAKE_INT_CLR

Description

Interrupt clear registers.

Fields

COCPU_SARADC1_INT_CLR

ADC1 Conversion is done, int clear.
COCPU_SARADC2_INT_CLR

ADC2 Conversion is done, int clear.
COCPU_SARADC1_ERROR_INT_CLR

An errro occurs from ADC1, int clear.
COCPU_SARADC2_ERROR_INT_CLR

An errro occurs from ADC2, int clear.
COCPU_SARADC1_WAKE_INT_CLR

A wakeup event is triggered from ADC1, int clear.
COCPU_SARADC2_WAKE_INT_CLR

A wakeup event is triggered from ADC2, int clear.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data